

1 **ABSTRACT**

2 A clock generator generates a first clock signal and a second clock signal
3 such that the timing of the first and second clock signals is adjustable. A phase
4 detector is coupled to receive the first and second clock signals and generate a skip
5 signal by integrating the first clock signal over one half of a clock cycle. The skip
6 signal indicates whether the first clock signal is ahead of the second clock signal.
7 The first and second clock signals are calibrated individually. The skip signal
8 generated by the phase detector indicates whether a load pulse should be sampled.
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25